Stefan Nikolić

Email: stefan.nikolic@dmi.uns.ac.rs Phone: +381 (0) 65 4222 697

About me:

I am an Assistant Professor at the Department of Mathematics and Informatics, Faculty of Sciences, University of Novi Sad. Previously, I was a PhD student at EPFL, where I worked at the Processor Architecture Laboratory (LAP), under the supervision of Professor Paolo Ienne. My research currently focuses on developing new algorithms for automating various aspects of designing reconfigurable architectures, as well as for mapping user designs onto reconfigurable architectures.

Education

École Polytechnique Fédérale de Lausanne

Lausanne, Switzerland

PhD in Computer Science

09.2017 - 07.2023

Thesis Title: "Automating the Design of Programmable Interconnect for Reconfigurable Architectures"

Thesis Advisor: Paolo Ienne

University of Novi Sad

Novi Sad, Serbia

BEng (Hons) in Electrical and Computer Engineering

09.2013-07.2017

GPA: 9.98/10.00

Thesis Title: "On the Problem of FPGA Realization of Asynchronous Circuits"

Thesis Advisor: Ivan Mezei

Awards and Honors

2023 EDIC Patrick Denantes Memorial Prize for the best PhD thesis defended at the School of Computer and Communication Sciences of EPFL between 01.09.2022 and 31.08.2023.

Michal Servit Best Paper Memorial Award at FPL'21, for "the most outstanding paper in the area of design algorithms, methods, and CAD tools for FPGAs and self-aware systems".

Michal Servit Best Paper Memorial Award at FPL'20

EPFL EDIC Doctoral Fellowship (2017)

Languages

Serbian (native), English (fluent), French (basic), Russian (basic)

Publications

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck (ICCAD'23)

Shashwat Shrivastava, Stefan Nikolić, Chirag Ravishankar,

Dinesh Gaitonde, and Mirjana Stojilović

Exploring FPGA Switch-Blocks without Explicit Pattern Listing (TRETS'23)

Stefan Nikolić and Paolo Ienne

(Accepted, to appear)

Regularity Matters: Designing Practical FPGA Switch-Blocks

(FPGA'23)

Stefan Nikolić and Paolo Ienne

Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing (FPGA'23)

Shashwat Shrivastava, Stefan Nikolić, Chirag Ravishankar,

Dinesh Gaitonde, and Mirjana Stojilović

(Abstract only)

	Detailed Placement for Dedicated LUT-Level FPGA Interc Stefan Nikolić, Grace Zgheib, and Paolo Ienne	onnect (TRETS'22)
	Turning PathFinder Upside-Down: Exploring FPGA Switch by Negotiating Switch Presence Stefan Nikolić and Paolo Ienne (Michal Servit Best Paper Award)	ch-Blocks (FPL'21)
	Global Is the New Local: FPGA Architecture at 5nm and B Stefan Nikolić, Francky Catthoor, Zsolt Tőkei, and Paolo Ienne	seyond (FPGA'21)
	NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs Morten B. Petersen, <u>Stefan Nikolić</u> , and Mirjana Stojilović	(FPGA'21)
	Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths Stefan Nikolić, Grace Zgheib, and Paolo Ienne (Michal Servit Best Paper Award)	(FPL'20)
	Straight to the Point: Intra- and Intercluster LUT Connect to Mitigate the Delay of Programmable Routing Stefan Nikolić, Grace Zgheib, and Paolo Ienne	tions (FPGA'20)
	Finding a Needle in the Haystack of Hardened Interconnect Patterns Stefan Nikolić, Grace Zgheib, and Paolo Ienne (Short paper)	(FPL'19)
	On Feasibility of FPGAs without a Dedicated Programmable Interconnect Structure Anastasiia Kucherenko, <u>Stefan Nikolić</u> , and Paolo Ienne (Abstract only)	(FPGA'19)
	All publications can be found at the LAP's website: epfl.ch/labs/ The corresponding artifacts are available at github.com/EPFL-LA	* *
Invited Talks	Algorithms for Automated FPGA Interconnect Design CUNY Graduate Center, City University of New York	(2023)
	Automating Design of FPGA Switch-Blocks University of Pennsylvania	(2023)
	Systematic Exploration of FPGA Interconnect EDIC Open House, EPFL	(2022)
Internships	Xilinx, Inc., Architecture Engineer Intern,	Longmont, CO, USA 09.2021-02.2022

I worked in Xilinx's (now part of AMD) FPGA architecture team under the supervision of Chirag Ravishankar and Dinesh Gaitonde, exploring novel FPGA interconnect ideas, including reproducing some of my work from EPFL in industrial context. Most of the work focused on architectural modifications aimed at increasing performance of implemented circuits, but some algorithmic improvements were also made, both in terms of increasing the quality of results produced by the CAD tools and reducing their runtime.

Frobas d.o.o Novi Sad,

Hardware Design Intern

Novi Sad, Serbia 11.2016–02.2017

I worked on preliminary architecture design of a Support-vector machine accelerator. I also wrote most of the RTL description for the first prototype and performed initial functional verification. The project was a joint effort between Frobas d.o.o and the Chair of Electronics of the Faculty of Technical Sciences, headed by Professor Rastit-slav Struharik and Dr. Mihajlo Katona.

EPFL, LAP,

Lausanne, Switzerland 07.2016–09.2016

Research Intern

I worked on transistor-level design and optimization of *And-Inverter Cones* (AICs) for use in FPGA logic clusters, under the supervision of Grace Zgheib.

Teaching experience

CS-173 Digital System Design, Computer Science, EPFL

Spring 2019,

2020,

2021,

2022

This is the first hardware-related course in the computer science bachelor degree programs at EPFL, taught by Professor Theo Kluter. It covers basic topics in logic design, as well as hardware description languages, and some FPGA architecture. Apart from designing and organizing the labs, my tasks also covered writing grading automation scripts, maintaining submission servers, and developing a system for remote access to FPGA boards. For several years, I served as the head TA for the course, coordinating a team of about ten other assistants.

CS-119(h) Information, Computation, Communication, Civil Engineering, EPFL

Fall 2019

This is a general culture course introducing fundamental concepts of computer science to students at other departments. My duties were related to practical labs, which covered programming in Python. The course instructor was Dr. Jean-Philippe Pellet.

CS-208 Computer Architecture, Computer Science, EPFL

Fall 2018

This is the first computer architecture course in the computer science bachelor degree programs at EPFL, taught by Dr. Mirjana Stojilović. As part of the practical labs that I was involved in, the students learned about the principles of microarchitecture design, implementing a Nios II processor on an FPGA, writing the RTL from scratch. They also learned the principles of assembly programming. Apart from designing the labs, I was responsible for designing some of the exam questions.

CS-111(f) Programming, Chemistry, EPFL

This course is very similar to CS-119(h) apart from the language of instruction being C and the course contents being tailored to the needs of chemistry students. The instructor at the time was Dr. Mirjana Stojilović.

Supervising

I had a chance to supervise several incredible interns through the Summer@EPFL program, starting from 2018. Continued cooperation with two of them also allowed me to cosupervise one bachelor thesis at the Taras Shevchenko National University of Kyiv and one master thesis at École Polytechnique.

Service

As a secondary reviewer to Professor Ienne, I reviewed papers submitted to FPGA, FPL, FCCM, IWLS, ASAP, and TCAD. As the primary reveiwer, I reviewed articles submitted to CSUR, TRETS, and TCAD. I also helped in organization of FPL'16 in Lausanne, FPGA'21 and '22 as virtual events, and FPGA'23 in Monterey, California, and I chaired poster sessions at FPGA'22 and IWLS'23. In 2021 and 2022, I served as one of the EDIC Ambassadors, helping to promote the computer science PhD program of EPFL. During my entire stay at EPFL as a PhD student, I participated in organization of Summer@EFPL, not only as a mentor, but also by organizing events for the interns, such as hikes and visits to the CROCUS research reactor.