#### Turning PathFinder Upside-Down:

Exploring FPGA Switch-Blocks by Negotiating Switch Presence



Stefan Nikolić and Paolo Ienne

FPL'21, Dresden, 02.09.2021

École Polytechnique Fédérale de Lausanne





-LUT

CLP







Did we explore enough?



Did we explore enough?



Did we explore enough?



Similar approach applicable to cluster size, channel composition, etc.







What about Switch-Block Patterns? (apologies for a bit of an exaggeration)



### Meanwhile in Industry...

#### NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

Morten B. Petersen, Stefan Nikolić and Mirjana Stojilović



Different

#### Architectural Enhancements in Intel<sup>®</sup> Agilex<sup>™</sup> FPGAs

Jeff Chromczak jeff.chromczak@intel.com Intel Corporation Toronto, Canada

Dana How dana.how@intel.com Intel Corporation San Jose, USA

> Grace Zgheib grace.zgheib@intel.com Intel Corporation San Jose, USA

Mark Wheeler mark.wheeler@intel.com Intel Corporation Toronto, Canada

Martin Langhammer martin.langhammer@intel.com Intel Corporation United Kingdom Charles Chiasson charles.chiasson@intel.com Intel Corporation Seattle, USA

Tim Vanderhoek tim.vanderhoek@intel.com Intel Corporation Toronto, Canada

Ilya Ganusov ilya.ganusov@intel.com Intel Corporation San Iose. USA



# Difference increasing (Technology scaling)

Can't we automate SB-pattern exploration too?

Can't we automate SB-pattern exploration too?



### Sure!

How big is N?

How big is N?



How big is N?



Can't we automate SB-pattern exploration too?



### Sure!

Can't we automate SB-pattern exploration too?



Surely not like this!

# Automated Switch-Pattern Exploration



[1] M. Lin, J. Wawrzynek, and A. El Gamal, "Exploring FPGA routing architecture stochastically", TCAD'10

# Using the router as a black box

# to evaluate enumerated solutions

is inefficient

# This inefficient...

## A Little Analogy

You enter a restaurant and order a soup.

Waiter: "How do you find the taste of the soup sir, on scale 0-9?"

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "Please try it now sir."

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "Please try it now sir." You: "4"

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "Please try it now sir." You: "4"

The waiter disappears with the soup again and adds some pepper.

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "Please try it now sir." You: "4"

The waiter disappears with the soup again and adds some pepper.

Waiter: "How about now sir?"

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "Please try it now sir." You: "4"

The waiter disappears with the soup again and adds some pepper.

Waiter: "How about now sir?"

You: "3"

Waiter: "How do you find the taste of the soup sir, on scale 0–9?" You: "2"

The waiter goes away with your soup, adds some salt and comes back.

Waiter: "Please try it now sir." You: "4"

The waiter disappears with the soup again and adds some pepper.

Waiter: "How about now sir?"

You: "3"

The waiter disappears yet again, but this time you leave the table too.


Now something that we are a bit more accustomed to:

You enter a restaurant and order a soup.

Now something that we are a bit more accustomed to:

You enter a restaurant and order a soup.

Waiter: "Here you go sir, and here are all the spices we have available, in case you miss something."

Now something that we are a bit more accustomed to:

You enter a restaurant and order a soup.

Waiter: "Here you go sir, and here are all the spices we have available, in case you miss something."

You try the soup and add a bit of each spice that the waiter gave you, according to your taste and habit.

# Can the router spice up its own soup?

# Can the router design the switch-pattern?

## A Quick Recap on FPGA Routers

#### Representing an FPGA as a Graph



wires

#### repeat

#### foreach CONNECTION IN THE CIRCUIT do

route using shortest path in the RR-graph;

update node costs;

end until overused Nodes exist;

#### repeat

## foreach connection in the circuit do

route using shortest path in the RR-graph;

```
update node costs;
```

end until overused Nodes exist;





Each node has a cost





Each node has a cost

#### repeat

#### foreach connection in the circuit do

route using shortest path in the RR-graph;

(different signals can overlap)

update node costs;

end

until overused nodes exist;





Each node has a cost





Each node has a cost

#### repeat

#### foreach CONNECTION IN THE CIRCUIT do

route using shortest path in the RR-graph;

(different signals can overlap)

update node costs;

#### end

update node costs;

until overused nodes exist;





Each node has a cost



#### repeat

#### foreach CONNECTION IN THE CIRCUIT do

route using shortest path in the RR-graph;

(different signals can overlap)

update node costs;

#### end

update node costs;

throw away all routing (rip-up);

until overused nodes exist;





Each node has a cost





Each node has a cost





Each node has a cost



25

## **Negotiating Switch Presence**

#### Letting the Router Design the SB-Pattern



#### Letting the Router Design the SB-Pattern



#### Letting the Router Design the SB-Pattern



Use the router's decisions to select switches for fabrication





## A Simple Greedy Solution

Usage(e) = # SB instances (tiles) in which a switch type e is used.

1. Set the cost of all switch types not yet taken to some small cost  $\varepsilon.$ 

## A Simple Greedy Solution

- 1. Set the cost of all switch types not yet taken to some small cost  $\epsilon$ .
- 2. Route all circuits.

## A Simple Greedy Solution

- 1. Set the cost of all switch types not yet taken to some small cost  $\varepsilon.$
- 2. Route all circuits.
- 3. Find the maximum *Usage* of all switch types, *Usage<sub>max</sub>*.

- 1. Set the cost of all switch types not yet taken to some small cost  $\epsilon$ .
- 2. Route all circuits.
- 3. Find the maximum *Usage* of all switch types, *Usage<sub>max</sub>*.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .

- 1. Set the cost of all switch types not yet taken to some small cost  $\epsilon$ .
- 2. Route all circuits.
- 3. Find the maximum *Usage* of all switch types, *Usage<sub>max</sub>*.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.

- 1. Set the cost of all switch types not yet taken to some small cost  $\varepsilon.$
- 2. Route all circuits.
- 3. Find the maximum *Usage* of all switch types, *Usage<sub>max</sub>*.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.






















- 1. Set the cost of all switch types not yet taken to some small cost  $\varepsilon.$
- 2. Route all circuits.
- 3. Find the maximum Usage of all switch types, Usage<sub>max</sub>.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.

- 1. Set the cost of all switch types not yet taken to some small cost  $\varepsilon.$
- 2. Route all circuits.
- 3. Find the maximum *Usage* of all switch types, *Usage<sub>max</sub>*.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.

Must take all three switch types from the example

# Avalanche Costs (Key Idea)

#### repeat

foreach CONNECTION IN THE CIRCUIT do route using shortest path in the RR-graph; update node costs; end update node costs; throw away all routing (rip-up); until OVERUSED NODES EXIST;















### Avalanche Costs: Rationale

#### repeat

```
foreach CONNECTION IN THE CIRCUIT do
route using shortest path in the RR-graph;
update node costs;
end
update node costs;
throw away all routing (rip-up);
until OVERUSED NODES EXIST;
```

After rip-up, more signals move to switches with higher Usage, creating an avalanche effect





Spreads the routes over more wire <b>instances</b>	
Circuit Routing with	SB-Pattern Design with
Pathfinder	Avalanche Costs

Spreads the routes over more wire <b>instances</b>	
→ congestion-free routing	
Circuit Routing with Pathfinder	SB-Pattern Design with Avalanche Costs

Spreads the routes over more wire <b>instances</b> → congestion-free routing	Concentrates the routes on fewer switch <b>types</b>
Circuit Routing with	SB-Pattern Design with
Pathfinder	Avalanche Costs

Spreads the routes over more wire <b>instances</b> $\implies$ congestion-free routing	Concentrates the routes on fewer switch <b>types</b> $\implies$ optimizes the switch-pattern
Circuit Routing with	SB-Pattern Design with
Pathfinder	Avalanche Costs









Very similar to Simple Greedy:

- 1. Set the cost of all switch types not yet taken to some small cost  $\varepsilon.$
- 2. Route all circuits.
- 3. Find the maximum *Usage* of all switch types, *Usage<sub>max</sub>*.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.

Very similar to Simple Greedy:

- 1. Set the cost of all switch types not yet taken to some small cost  $\epsilon$ . their starting avalanche cost.
- 2. Route all circuits.
- 3. Find the maximum Usage of all switch types, Usage<sub>max</sub>.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.

Very similar to Simple Greedy:

- 1. Set the cost of all switch types not yet taken to some small cost  $\epsilon$ . their starting avalanche cost.
- 2. Route all circuits updating avalanche costs.
- 3. Find the maximum Usage of all switch types, Usage<sub>max</sub>.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.
Very similar to Simple Greedy:

- 1. Set the cost of all switch types not yet taken to some small cost  $\epsilon$ . their starting avalanche cost.
- 2. Route all circuits updating avalanche costs.
- 3. Find the maximum Usage of all switch types, Usage<sub>max</sub>.
- 4. Take all switch types with  $Usage > Usage_{max}/\theta$ ,  $\theta > 1$ .
- 5. Set the cost of all taken switch types to 0.
- 6. If there are newly taken switch types, go to step 2.

More details in the paper

## Experimental Results





SB defined at LUT level



SB defined at LUT level

Switches allowed between adjacent LUTs



SB defined at LUT level

Switches allowed between adjacent LUTs

564 potential switch types

		avalar	nche	greedy			
#iterations		63			22	8	
#switches		93			43	8	
	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	
H1	5	5	14.5	31	25	23.1	
H2	5	5	17.8	28	28	31.6	
H4	8	7	25.9	21	27	43.2	
H6	6	6	34.9	19	25	59.6	
V1	7	7	22.2	38	31	35.5	
V4	5	8	71.7	12	27	97.5	
W(tile)		6816	nm		8904	nm	
CPD		1.40	ns		1.71	ns	

		avalar	nche	greedy			
#iterations		63	, ,		22	8	
#switches		93	5		43	8	
	fiavg	foavg	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	
H1	5	5	14.5	31	25	23.1	
H2	5	5	17.8	28	28	31.6	
H4	8	7	25.9	21	27	43.2	
H6	6	6	34.9	19	25	59.6	
V1	7	7	22.2	38	31	35.5	
V4	5	8	71.7	12	27	97.5	
W(tile)		6816	nm		8904	nm	
CPD		1.40	ns		1.71	ns	

		avalar	iche	greedy			
#iterations		63			228	3	
#switches		93			438	8	
	fiavg	foavg	t <sub>avg</sub> [ps]	fiavg	foavg	t <sub>avg</sub> [ps]	
H1	5	5	14.5	31	25	23.1	
H2	5	5	17.8	28	28	31.6	
H4	8	7	25.9	21	27	43.2	
H6	6	6	34.9	- 19	25	59.6	
V1	7	7	22.2	38	31	35.5	
V4	5	8	71.7	12	27	97.5	
W(tile)		6816	nm	8904 nm			
CPD		1.40	ns	1.71 ns			

		avalar	iche	1	greedy				
#iterations		63			228				
#switches		93				43	8		
	fiavg	foavg	t <sub>avg</sub>	[ps]	fiavg	fo <sub>avg</sub>	tavg	g [ps]	
H1	5	5		14.5	31	25		23.1	
H2	5	5		17.8	28	28		31.6	
H4	8	7		25.9	21	27		43.2	
H6	6	6		34.9	19	25		59.6	
V1	7	7		22.2	38	31		35.5	
V4	5	8		71.7	12	27		97.5	
W(tile)		6816	nm			8904	nm		
CPD		1.40	ns			1.71	ns		

		avalar	nche	greedy				truncated greedy			
#iterations		63	3	228				62			
#switches		93	3	438				92			
	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub>	[ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	
H1	5	5	14.5	31	25		23.1	6	4	14.3	
H2	5	5	17.8	28	28		31.6	7	6	18.4	
H4	8	7	25.9	21	27		43.2	4	7	26.4	
H6	6	6	34.9	19	25		59.6	2	7	35.9	
V1	7	7	22.2	- 38	31		35.5	10	7	22.0	
V4	5	8	71.7	12	27		97.5	2	5	67.8	
W(tile)		6816	nm	8904 nm			7368 nm				
CPD		1.40	ns	1.71 ns			1.41 ns				

		avalan	che	greedy				truncated greedy			
#iterations		63		228				62			
#switches		93		438				92			
	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub>	[ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	
H1	5	5	14.5	31	25		23.1	6	4	14.3	
H2	5	5	17.8	28	28		31.6	7	6	18.4	
H4	8	7	25.9	21	27		43.2	4	7	26.4	
H6	6	6	34.9	19	25		59.6	2	7	35.9	
V1	7	7	22.2	- 38	31		35.5	10	7	22.0	
V4	5	8	71.7	12	27		97.5	2	5	67.8	
W(tile)		6816	8904 nm			7368 nm					
CPD		1.40	ns	1.71 ns			1.41 ns				

		avalar	nche		greedy				truncated greedy			
#iterations		63	3		228				62			
#switches		93		438				92				
	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub>	[ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]		
H1	5	5	14.5	31	25		23.1	6	4	14.3		
H2	5	5	17.8	28	28		31.6	7	6	18.4		
H4	8	7	25.9	21	27		43.2	4	7	26.4		
H6	6	6	34.9	19	25		59.6	2	7	35.9		
V1	7	7	22.2	38	31		35.5	10	7	22.0		
V4	5	8	71.7	12	27		97.5	2	5	67.8		
W(tile)		6816	nm		8904 nm			7368 nm				
CPD		1.40	ns		1.71	ns		1.41 ns				

#### Avalanche vs Greedy: Switch Selection Choices

#### avalanche



#### truncated greedy



#### Avalanche vs Greedy: Switch Selection Choices



#### avalanche

#### truncated greedy



#### Avalanche vs Greedy: Switch Selection Choices



#### avalanche

#### truncated greedy



10 Gnl circuits

Rent's exponent = 0.7

10k LUT

avalanche	147	145	57	73	56	71	82	59	65	74
trunc. greedy	—	—	—	—	278	—	—	—	149	_

10 Gnl circuits

Rent's exponent = 0.7

10k LUT

avalanche	147	145	57	73	56	71	82	59	65	74
trunc. greedy	—	—	—	—	278	—	—	_	149	—

Inspired by M. Lin, J. Wawrzynek, and A. El Gamal, "Exploring FPGA routing architecture stochastically", TCAD'10

### Comparison with Simulated Annealing: Starting Pattern





#### ISFPGA'21



[1] S. Nikolić, F. Catthoor, Z. Tőkei, and P. Ienne,

"Global is the New Local: FPGA Architecture at 5nm and Beyond", FPGA'21











• Each move is an exclusion/inclusion of one of the 564 switch types



cost function = f(CPD, tile area)

#### Comparison with Simulated Annealing: Outcome

#### avalanche



#### H1L 0 0 2 0 2 2 H2I 0 0 2 0 2 1 H4I 0 0 0 2 1 2 1 2 H6L 0 2 1 H1R 0 0 H2R 0 H4R 0 H6R 0 V1U Ω V4U V1D 0 V4D 0 0 V1D ΗĽ H21 H4L H6L Н6Р Н4Р Н2Р Н1Р VIV **V4**C V4[

ISFPGA'21

#### annealed



#### Comparison with Simulated Annealing: Outcome

		avalar	nche		initi	al	annealed			
#switches		93			18	0	210			
	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	fiavg	fo <sub>avg</sub>	t <sub>avg</sub> [ps]	
H1	5	5	14.5	10	10	16.0	13	13	19.6	
H2	5	5	17.8	11	11	21.3	14	11	24.1	
H4	8	7	25.9	11	11	30.8	16	12	32.1	
H6	6	6	34.9	11	11	43.1	9	13	47.3	
V1	7	7	22.2	12	12	24.6	14	15	29.2	
V4	5	8	71.7	13	13	74.3	13	15	86.8	
W(tile)		6816	nm		7464	nm		7488	nm	
CPD		1.40	ns		1.46	ns		1.55	ns	

+ 10.7%

#### Simulated Annealing: Convergence



## Conclusions and Future Work

# FPGA routers can efficiently explore switch-block patterns

#### Avalanche costs can be attributed to any node in any graph

Avalanche costs can be attributed to any node in any graph

 $\implies$  use them to explore the entire routing architecture at once

## Thank you for attention

https://github.com/EPFL-LAP/fpl21-avalanche