# Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths



S. Nikolić, G. Zgheib\*, and P. Ienne FPL'20, Göteborg, 01.09.2020

École Polytechnique Fédérale de Lausanne \*Intel Corporation

#### Field-Programmable Gate Array



#### Price of Programmability: Switch Block MUX



#### Price of Programmability: Connection Block MUX



#### Price of Programmability: Crossbar MUX



#### Many MUXes $\implies$ Large Delay



#### Direct Connections: Switch Block-to-Switch Block



Figure 48: Hierarchical Routing Resources

 Module 2 of 4
 www.xilinx.com
 DS031-2 (v1.9) November 29, 2001

 78
 1-800-255-7778
 Advance Product Specification



#### Direct Connections: Switch Block-to-Switch Block



Figure 48: Hierarchical Routing Resources

 Module 2 of 4
 www.xilinx.com
 DS031-2 (v1.9) November 29, 2001

 78
 1-800-255-7778
 Advance Product Specification



#### Direct Connections: Cluster-to-Cluster



#### Direct Connections: LUT-to-LUT



Figure 5: 6LUT Comparison between UltraScale and Versal



1. Where to put them?

(metal and area cost, increased capacitive loading, etc.)

1. Where to put them?

(metal and area cost, increased capacitive loading, etc.)

2. How to use them effectively?

#### **Direct Connections: Two Questions**

#### 1. Where to put them?

(metal and area cost, increased capacitive loading, etc.)

# Our work at FPGA'20

2. How to use them effectively?

#### **Direct Connections: Two Questions**

1. Where to put them?

(metal and area cost, increased capacitive loading, etc.)

# Our work at FPGA'20

- 2. How to use them effectively?
  - This work

#### Introduction

Target Architectures

General Approach

Placement Algorithm

Results

# **Target Architectures**

#### • LUT-to-LUT connections



- LUT-to-LUT connections
- Can span multiple clusters



- LUT-to-LUT connections
- Can span multiple clusters
- Optionally used ⇒
   keeps all the flexibility of the programmable interconnect



- LUT-to-LUT connections
- Can span multiple clusters
- Optionally used ⇒
   keeps all the flexibility of the programmable interconnect



Motivation

#### FPGA'20: Swapping LUTs within Clusters



No direct connection between A and B

#### FPGA'20: Swapping LUTs within Clusters





Direct connection between A and B

#### FPGA'20: Delay Improvement due to Direct Connections











# How much could we gain?

$$\tau = \langle t_d(u,v) \rangle,$$

 $\forall (u, v) : (u, v) \text{ is a direct connection}$ 

 $\tau = \langle t_d(u, v) \rangle$ ,

 $\forall (u, v) : (u, v)$  is a direct connection



 $\tau = \langle t_d(u, v) \rangle$ ,

 $\forall (u, v) : (u, v) \text{ is a direct connection}$ 

## $\sim 19\%$ lower geomean delay



# Unlikely to meet in practice...

# Unlikely to meet in practice...

# But, leaves a big margin for improvement



# **General Approach**

#### Placing Clusters is not Sufficient

С LUT<sub>1</sub> LUT<sub>1</sub>  $LUT_2$  $LUT_2$ Α  $LUT_3$ LUT<sub>3</sub> В С В
#### Placing Clusters is not Sufficient

С LUT<sub>1</sub> LUT<sub>1</sub> LUT<sub>2</sub>  $LUT_2$ А  $LUT_3$ LUT<sub>3</sub> B С В

# Flat placement of LUTs

# Flat placement of LUTs

An order of magnitude more placeable objects and placement positions

#### Generic vs Dedicated Placement



Delay improvement over initial random placement

#### Generic vs Dedicated Placement



Delay improvement over initial random placement









## Placement Algorithm

#### 0. All nodes (LUTs) are assigned a starting position

0. All nodes (LUTs) are assigned a starting position

1. Select a subset of nodes

0. All nodes (LUTs) are assigned a starting position

- 1. Select a subset of nodes
- 2. Move them to reduce the critical path delay

## Which Nodes to Move?





















#### Determining Movable Nodes: Critical Path





## Generalization





 Each node can move to any position in the w-bounded square around its starting cluster



 Each node can move to any position in the w-bounded square around its starting cluster



- Each node can move to any position in the w-bounded square around its starting cluster
- Overlaps with stationary nodes removed by postprocessing

# Each circuit connection (u, v) has initial delay $\tau_{u,v}$

# Implementing by a direct connection can improve it by $0 \leq imp_{u,v} \leq I_{u,v} = const.$

## Improving Connection Delays



## Improving Connection Delays



## Improving Connection Delays



#### 1. Assign *imp*-variables values, s.t. critical path delay $\leq$ some target *D*

- 1. Assign *imp*-variables values, s.t. critical path delay  $\leq$  some target D
- 2. All nodes incident to an edge with  $imp \neq 0$  are movable

- 1. Assign *imp*-variables values, s.t. critical path delay  $\leq$  some target D
- 2. All nodes incident to an edge with  $imp \neq 0$  are movable

 $\min |\{(u, v) : imp_{u,v} \neq 0\}|$ 

### Improving Connection Delays: An Example

#### Two critical paths with delay 10





### Improving Connection Delays: An Example

#### Two critical paths with delay 10





### Improving Connection Delays: An Example

#### Two critical paths with delay 10 One path with delay 7




## Improving Connection Delays: An Example

#### Two critical paths with delay 10 One path with delay 7

D = 7





1. ... s.t. critical path delay  $\leqslant D$ 

2. ...

#### 1. ... s.t. critical path delay $\leqslant D$

2. ...



 $ta_v \ge ta_u + t_{u,v}$ 

 $ta_u \leqslant ta_{max}$ 

 $ta_{max} \leqslant D$ 

1. ... s.t. critical path delay  $\leq D$ 

2. ...

s.t.  $t_{u,v} = \tau_{u,v} - imp_{u,v}$  $ta_v \ge ta_u + t_{u,v}$  $ta_u \le ta_{max}$  $ta_{max} \le D$ 

 $\min |\{(u, v) : imp_{u,v} \neq 0\}|$ 

#### 1. ... s.t. critical path delay $\leq D$

2. ...



 $\frac{\min |\{(u, v) : imp_{u,v} \neq 0\}|}{\min \sum_{(u,v)} imp_{u,v}}$ 

min 
$$\sum_{(u,v)} imp_{u,v}$$
  
s.t.  $t_{u,v} = \tau_{u,v} - imp_{u,v}$   
 $ta_v \ge ta_u + t_{u,v}$   
 $ta_u \le ta_{max}$   
 $ta_{max} \le D$ 

<sup>1</sup>Hambrusch and Tu, "Edge weight reduction problems in directed acyclic graphs", J. Algorithms, 1997

#### Determining Movable Nodes: Selection LP





## How to Move the Selected Nodes?

# Heuristic Methods:

# Heuristic Methods:

...

...

•••

# Heuristic Methods:

## Exact Methods:

...

...

...

# Heuristic Methods: Exact Methods: SAT ... SMT ... ILP ...

#### **Different Options**

## Exact Methods:

# SAT SMT ILP

#### **Different Options**

## Exact Methods:

ILP

Cluster position: c = (x, y)



Cluster position: c = (x, y)



Cluster position: c = (x, y)

LUT position: p = (x, y, i)



Cluster position: c = (x, y)

LUT position: p = (x, y, i)



Cluster position: c = (x, y)

LUT position: p = (x, y, i)

Introduce:  $x_{u,p} \in \{0, 1\}$ 



Cluster position: c = (x, y)

LUT position: p = (x, y, i)

Introduce:  $x_{u,p} \in \{0, 1\}$ 



Cluster position: c = (x, y)

LUT position: p = (x, y, i)

Introduce:  $x_{u,p} \in \{0, 1\}$ 



Cluster position: c = (x, y)

LUT position: p = (x, y, i)

Introduce:  $x_{u,p} \in \{0, 1\}, \forall p \in P(u, w)$ 



## Naive ILP: Describing Any Legal Placement

No overlaps between movable nodes:

 $\sum_{u \in V_m} x_{u,p} \leqslant 1, \forall p$ 



## Naive ILP: Describing Any Legal Placement

No overlaps between movable nodes:

 $\sum_{u \in V_m} x_{u,p} \leqslant 1, \forall p$ 

Each node uniquely placed:

$$\sum_{p\in P(u,w)} x_{u,p} = 1, \forall u$$



## Naive ILP: Describing Any Legal Placement

No overlaps between movable nodes:

 $\sum_{u \in V_m} x_{u,p} \leqslant 1, \forall p$ 

Each node uniquely placed:

$$\sum_{p\in P(u,w)} x_{u,p} = 1, \forall u$$



#### Arrival times: same as Selection LP

#### Arrival times: same as Selection LP

Connection delay:  $t_{u,v} = \sum_{p_u \in P(u,w), p_v \in P(v,w)} \tau_{p_u,p_v} X_{u,p_u} X_{v,p_v}$ 

#### Arrival times: same as Selection LP

Connection delay:  $t_{u,v} = \sum_{p_u \in P(u,w), p_v \in P(v,w)} \tau_{p_u,p_v} X_{u,p_u} X_{v,p_v}$ 

$$t_{u,v} = \sum_{p_u \in P(u,w), p_v \in P(v,w)} \tau_{p_u,p_v} X_{u,p_u} X_{v,p_v}$$

$$t_{u,v} = \sum_{\substack{p_u \in \underline{P(u,w)}, p_v \in \underline{P(v,w)} \\ \uparrow}} \tau_{p_u,p_v} x_{u,p_u} x_{v,p_v}$$

$$(2w + 1)^2 N$$

$$t_{u,v} = \sum_{p_u \in \underline{P(u,w)}, p_v \in \underline{P(v,w)}} \tau_{p_u,p_v} X_{u,p_u} X_{v,p_v}$$
(2w + 1)<sup>2</sup>N
((2w + 1)<sup>2</sup>N)

# An Example Target Architecture (FPGA'20)



# An Example Target Architecture (FPGA'20)





## Improved ILP



### Improved ILP












 $t_{u,v} = \sum_{E} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$ 

$$t_{u,v} = \sum_{E} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$$

$$t_{u,v} = \sum_{E_d} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$$

$$t_{u,v} = \sum_{E} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$$

$$t_{u,v} = \sum_{E_d} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v} + \sum_{E_p} \tau_{c_u, c_v} X_{u, c_u} X_{v, c_v}$$

$$t_{u,v} = \sum_{E} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$$

# $t_{u,v} = y \sum_{E_d} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v} + (1 - y) \sum_{E_p} \tau_{c_u, c_v} X_{u, c_u} X_{v, c_v}$

$$t_{u,v} = \sum_{E} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$$

$$t_{u,v} = y \sum_{E_d} \tau_{p_u, p_v} x_{u, p_u} x_{v, p_v} + (1 - y) \sum_{E_p} \tau_{c_u, c_v} \frac{x_{u, c_u} x_{v, c_v}}{(2w + 1)^2 N)^2}$$

$$t_{u,v} = \sum_{E} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v}$$

$$t_{u,v} = y \sum_{E_d} \tau_{p_u, p_v} X_{u, p_u} X_{v, p_v} + (1 - y) \sum_{E_p} \tau_{c_u, c_v} X_{u, c_u} X_{v, c_v} \frac{1}{((2w + 1)^2)^2}$$

Complete Flow



<sup>1</sup>Darav et al., "Multi-commodity flow-based spreading in a commercial analytic placer", FPGA'19

# **Experimental Setup**

- Architecture: best found in FPGA'20
  - 14 direct connections, all crossing clusters
  - 10 6-LUT cluster
  - 40 inputs
  - Complete crossbar
  - $\cdot$  No carry chains

- Architecture: best found in FPGA'20
  - 14 direct connections, all crossing clusters
  - 10 6-LUT cluster
  - <del>40</del> 60 inputs
  - Complete crossbar
  - $\cdot$  No carry chains

- Architecture: best found in FPGA'20
  - 14 direct connections, all crossing clusters
  - 10 6-LUT cluster
  - <del>40</del> 60 inputs
  - Complete crossbar
  - No carry chains
- VTR 7, with Rubin and DeHon's delay targeted routing

### Route-time LUT Permutation



Fixed

#### **Route-time LUT Permutation**



Permutable

## Results

#### w = 1 vs w = 0 Delay Change over Baseline: Postplacement



#### w = 1 vs w = 0 Delay Change over Baseline: Postrouting



#### w = 1 Delay Change over Baseline, all Programmable



45





# We now have an effective dedicated placer for architectures with direct connections

#### Address scalability issues to extend movement freedom

#### Address scalability issues to extend movement freedom

Or allocate the existing freedom more wisely











#### Denser packing



Denser packing + no local direct connections  $\implies$  less chance for optimization



Address scalability issues to extend movement freedom

Or allocate the existing freedom more wisely

## Extensive architectural exploration
## Thank you for attention

https://github.com/stefannikolicns/fpl20-placement